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Abstract
With the surge of multi- and manycores, much research has focused on
algorithms for mapping and scheduling on these complex platforms. Large
classes of these algorithms face scalability problems. This is why diverse
methods are commonly used for reducing the search space. While most
such approaches leverage the inherent symmetry of architectures and ap-
plications, they do it in a problem-specific and intuitive way. However, in-
tuitive approaches become impractical with growing hardware complexity,
like Network-on-Chip interconnect or heterogeneous cores. In this paper,
we present a formal framework that can determine the inherent symme-
try of architectures and applications algorithmically and leverage these
for problems in software synthesis. Our approach is based on the math-
ematical theory of groups and a generalization called inverse semigroups.
We evaluate our approach in two state-of-the-art mapping frameworks.
Even for the platforms with a handful of cores of today and moderate-size
benchmarks, our approach consistently yields reductions of the overall ex-
ecution time of algorithms, accelerating them by a factor up to 10 in our
experiments, or improving the quality of the results.
1 Introduction
Several multi-processor and many-core systems are available in the market to-
day. Systems like embedded heterogeneous platforms, e.g. TI Keystone II [4]
with multiple ARM and DSP cores, the homogeneous many-cores provided by
Adapteva [24] or the ARM big.LITTLE platforms [23] all show a trend, a trend
that is clear: Hardware architectures are becoming larger and more complex,
for example with large heterogeneous systems with clusters of processing ele-
ments and Network-on-Chip (NoC) interconnect, like is the case of the Kalray
MPPA-256 [14].
For these complex architectures, it is overly complicated for a designer to
reason about parallel execution. Thus, the research community has invested a
lot of effort in automatically deriving efficient implementations from abstract
task-based specifications, particularly in the embedded domain [8, 28, 54] (see
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Figure 1: Abstract view of a software synthesis flow
Figure 1). The software synthesis process includes defining the mapping of
tasks and communication to resources, scheduling in case of resource sharing
and the final code generation, among others. In the embedded domain, where
predictability is usually as much an asset as performance, the mapping is usually
static and computed at compile time. This class of approaches has a distinct
advantage over distributed approaches since it leverages global knowledge of
the architecture. As a result, it is possible to obtain significantly better and
more reliable executions than with dynamic, distributed methods. This is not
without cost, however; this software synthesis approach requires a design-space
exploration (DSE) with a huge space of design options, which usually grows
exponentially with application and architecture sizes. Recent research has also
focused on hybrid solutions, i.e., partially defined at compile time with flexibility
left for the runtime [44,58].
Due to the large size of the design-space, the DSE typically uses either cus-
tom heuristics or meta-heuristics for (multi-objective) optimization (e.g., evolu-
tionary algorithms [15], particle swarm or ant colony optimization [16]). In this
context, optimality refers to different objectives, like minimum execution time,
energy consumption or the best load distribution to avoid thermal effects. Ex-
amples are evolutionary algorithms in the programming frameworks Sesame [18]
and DOL [54] and simpler iterative heuristics in SystemCoDesigner [28], in
MAPS [7] and in [6, 11] among others.
To deal with the large design-space, it is very common for engineers and
researchers to intuitively harness symmetry properties of the problem. Ap-
proaches designed to work for homogeneous, bus-based architectures usually
have a formulation that considers all cores to be identical. When core hetero-
geneity is involved, only the type of the core is considered. In fact, the notions
of homogeneous and heterogeneous architectures are just approximations for
describing symmetry in an architecture. For architectures with Network-on-
Chip, the situation is more complex. In those cases, most methods involve a
hand-tailored reduction for the particular problem, like in [56], or pessimistic
heuristics, e.g. in [51]. To illustrate the principle, consider the example for
a simple homogeneous many-core with a NoC interconnect shown in Figure 2.
Due to the homogeneous structures of the platform, it is intuitive to see that
the two leftmost mappings of tasks to processing nodes should lead to basically
the same execution behavior, if we neglect effects like process variation or aging.
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Figure 2: Illustration of symmetries. The two left mappings are equivalent,
while the one on the right is not.
Conversely, we can expect the third, rightmost mapping to have a different ex-
ecution behavior, since the communication paths are different than in the first
two. In the presence of heterogeneous resources, such an analysis becomes less.
Even more so with complex network topologies, in architectures with hierar-
chical structure, when optimizing for different objectives, or when all these are
combined.
In this paper, we introduce a general mathematical framework that allows
reasoning about such general symmetries. It is based on the theory of groups
and inverse semigroups, mathematical methods that enable us to define and
quantify the symmetries. With it, we can reduce the search space in an au-
tomated fashion, just as it is traditionally done by hand for specific problems.
Additionally, the mathematical nature of the approach allows us to guaran-
tee correctness and completeness of the described symmetry. We demonstrate
how our proposed methods can be applied to task-based programming models
and to several kinds of architectures, including bus-based and NoC-based ar-
chitectures. We analyze algorithmic implementations to find symmetries and
their complexity. Finally, we integrate our approach into two state-of-the-art
DSE frameworks, showing a significant reduction in the number of candidates
evaluated, even for today’s moderate-sized systems.
The rest of the paper is organized as follows. Sections 2 and 3 introduce the
mathematical foundations for symmetry and the notion of equivalent objects
respectively, while discussing their application in a software-synthesis context.
Section 4 deals with the algorithmic realization, while the approach is evaluated
for two use-cases in Section 5. Finally, Sections 6 and 7 discuss related work
and conclude the paper.
2 Symmetries and Inverse Semigroups
Symmetry is a concept that is well-known intuitively, but hard to make precise
without a rigorous treatment. An intuitive definition of symmetry is the qual-
ity of a system to be transformed, in a controlled manner, without changing
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its properties. Modern hardware architectures exhibit a high degree of symme-
try, even in heterogeneous platforms which usually feature several processors
of the same type. Similarly, applications can sometimes feature a significant
amount of symmetry. For example, in some cases of data-level parallelism,
when the mapping of two identical worker threads can be swapped without af-
fecting performance. Both application and architecture symmetries combined
induce symmetry in the mapping of computation and communication to hard-
ware resources.
In this section, we present a formal mathematical treatment of these intu-
itively motivated properties. For this, we use the theory of groups, which is
the conventional theory for describing symmetry in mathematics. Considering
communication in NoC-based architectures, we also motivate the need for a
generalization using so-called inverse semigroups.
2.1 Groups and symmetries
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Figure 3: A 2x2 NoC architecture
and its rotation by 90 degrees.
Symmetry is a central concept in mathe-
matics and has been studied extensively.
Most commonly, symmetry is described
using the mathematical field of group the-
ory. Group theory studies symmetries of
an object by analyzing the transforma-
tions which preserve the structure of the
object. The set containing all these trans-
formations is called a group. More pre-
cisely, if we refer to the object as O, said
transformations are called the Group of
Automorphisms of O. As an example, consider the architecture depicted in Fig-
ure 3. It represents a homogeneous multi-processor system-on-chip (MPSoC)
with four identical processing elements (PEs) connected by a two-by-two mesh
NoC. Hence, O := {PE1, . . . ,PE4}. Mathematically, we regard the transforma-
tions of this architecture as functions t : O → O. If we ignore communication,
all four processing elements can be permuted arbitrarily, since they are identi-
cal. This means that if we change the names of the PEs in any way, we still
have the same architecture in principle. However, if we consider communica-
tion, not every reordering of the PEs will respect the structure of the NoC. In
fact, there are precisely eight symmetry transformations which, when applied
to this architecture, preserve its structure. The simplest one is doing nothing:
this is usually called the trivial or identity transformation. A more interesting
transformation consists of rotating the PEs by 90◦, as depicted in Figure 3.
While the physical processors are not the same, they are all the same kind, and
the intercommunication network also has the same structure. Thus, we consider
this rotated architecture on the right of Figure 3 to be equivalent to the one
on the left. Executing an application on this rotated architecture should yield
the same results as on the original one, except for physical characteristics that
cannot be predicted and accounted for at design time.
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Figure 4: Symmetry transformations in a 2x2 NoC-based architecture
We can repeat this rotation up to three times and get different transforma-
tions which preserve the structure of the whole architecture. After four rota-
tions, the original architecture is obtained, which is equivalent to the identity
transformation. Reflection along the vertical axis is also a valid transformation,
as depicted in Figure 4a. In this case, the identity transformation results from
applying reflection twice. Furthermore, combining one fixed reflection with the
three rotations of 90◦, 180◦, 270◦ respectively yields three other reflections. In
total, there are eight possible transformations that preserve the structure of the
architecture. This group of transformations is well known as the dihedral group
of order 8.
As depicted in Figure 4b, swapping the processors PE1 and PE4 is not a
symmetry transformation when communication is considered. In the figure, the
thicker communication lines were not in the architecture before the transfor-
mation, whereas the dotted lines were. In other words, the reason that this
transformation is not a symmetry is that it does not preserve the communica-
tion costs between processors. E.g., before applying the transformation, PE1 is
a direct neighbor of PE2. Afterward, it is not.
The transformations are thus captured in an abstract mathematical struc-
ture, a group, which we shall denote by G. The application of these transfor-
mations to the object O is called the action of the group G on O, whereas the
elements of O are usually called points. Note that G can also operate on an-
other object O′ containing e.g. sub-architectures or mappings as points, instead
of single PEs. Groups are characterized by certain properties1:
1. Group elements, i.e., the symmetry transformations, can be combined and
give rise to other symmetry transformations. In the case of the architec-
ture, this means applying symmetry transformations one after another
yields an additional symmetry of the architecture.
2. There is always a unique symmetry transformation that does nothing; it
is called the identity and denoted by Id ∈ G.
1We omitted associativity in the axioms of a group since function composition is associative.
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3. Every symmetry transformation can be undone. This means that for
any symmetry transformation t ∈ G, there exists a unique symmetry
transformation, t−1 ∈ G, such that combining both yields the identity
transformation: tt−1 = t−1t = Id. In our case, for example, rotating by
90◦ can be undone by rotating by 270◦.
Informal names for these properties are closedness under composition, exis-
tence of a unique identity, and existence of a unique inverse.
2.2 Symmetry as inverse semigroups of architectures
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Figure 5: Partial functions define
more symmetries in a 4x4 mesh.
Consider the architecture depicted in
Figure 5 as our object O. It repre-
sents a four-by-four NoC mesh with six-
teen RISC PEs, each with a scratch-
pad memory. This architecture is
inspired by the Parallela chip from
Adapteva [24]. However, this regular
mesh structure can be found in several
modern multicores, e.g. [2, 45]. For il-
lustration purposes, we are not consid-
ering other factors like off-chip mem-
ories and peripherals in this example,
but dealing with these is straightforward in this model, since they just change
the symmetry group of the structure. The architecture from Figure 5 is sim-
ilar to the architecture on the left of Figure 3: they both have n-by-n NoC
topologies. In fact, by the formalism of symmetry groups, both architectures
have the same symmetry. There are only eight transformations that preserve
the structure of the whole architecture and they are the same as those of the
two-by-two mesh: the identity, three rotations and four reflections. The same
is true for any such n-by-n mesh NoC.
However, intuitively, these are not the only symmetries of this architecture.
To see this, compare the colored regions in the different depictions of the archi-
tecture in Figure 5. A computation using only the cores of the blue region to
the left should have the same performance values as the one in the blue region
to the right, with the transformation implied by the dark-blue arrow:
PE1 7→ PE2,PE5 7→ PE6,PE9 7→ PE10,PE13 7→ PE14 (1)
The fundamental difference between this transformation and the aforementioned
symmetries like rotations and reflections is, that it is only defined on a subset
of the four-by-four mesh and cannot be extended to a symmetry of the full
mesh. In this context we will denote symmetry transformations of an object
that are not defined on the whole object as partial symmetries. Mathematically
speaking, the partial symmetry transformations of this mesh do not form a
group. They do not satisfy property 3 in its full rigor, as we shall see shortly.
Instead of a group, all partial symmetries of an object constitute what is called
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Figure 6: The product of partial permutations.
an inverse semigroup, which can be seen as a generalization of a group [31].
With inverse semigroups of symmetry, we do not consider functions t : O→ O.
Instead we consider partial functions, or more precisely, partial permutations
t′ : O → O, partial meaning that the domain and co-domain (image) of t′ are
only defined as subsets of O. Thus, t′ corresponds to a permutation S → S ′
from a sub-object (sub-set) S ⊆ O to another (possibly different) sub-object
S ′ ⊆ O. Due to this, when the co-domain of a transformation and the domain
of another do not agree, the composition of the transformations is only defined
on the subset where they match (which can be empty).
More precisely, we can equip the partial permutations with an extended
composition rule such that they form an inverse semigroup: if f : X → Y is a
partial permutation and g : Y → Z is a partial permutation, then their com-
position f ◦ g : X → Z is another partial permutation. f ◦ g corresponds to a
permutation from a subset of X to a subset of Z such that (g ◦ f)(x) = g(f(x))
for all x ∈ X where f(x) and g(f(x)) are defined, i.e., x is in the domain of f
and f(x) is in the domain of g.
For example, consider X = Y = Z = {1, . . . , 16} and f : 1 7→ 13, 5 7→ 9, 6 7→
10, 7 7→ 11, 8 7→ 12, 12 7→ 8 and g : 1 7→ 2, 5 7→ 6, 9 7→ 10, 13 7→ 14. We use this
set instead of the PEs in the 4x4 NoC mesh for simplifying the notation. These
two transformations are depicted in Figure 6, f as the green mapping and g as
the blue one. Then gf = g ◦ f is only defined for {1, 5}, since only f(1) and
f(5) are in {1, 5, 9, 13}, the domain of g. Here gf(1) = (g ◦ f)(1) = g(f(1)) =
g(13) = 14, and similarly gf(5) = g(f(5)) = g(9) = 10, as can also be seen in
Figure 6 by the orange mapping.
Groups have been studied much more in-depth than inverse semigroups have.
With the extended composition rule we generalize several concepts from groups
to use them for inverse semigroups.
To understand the difference between groups and inverse semigroups at a
more formal level, consider again the transformation t = g, depicted in Fig-
ure 6. We stated earlier that general collections of partial permutations do
not satisfy property (3) in its full rigor. Of course g can be undone by a
partial permutation g−1. The resulting transformation gg−1 is only defined
on {PE1,PE5,PE9,PE13} though. We have gg−1 6= IdO, i.e. gg−1 is not the
identity transformation on the whole of O, which is not in line with property
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3. Instead, the product gg−1 =: i is called a partial identity on the subset
{PE1,PE5,PE9,PE13}, i.e. i = Id |{PE1,PE5,PE9,PE13}, the restriction of the
(global) identity to this subset. In particular, it has the property that ii = i
and elements with this property are usually called idempotents. In groups there
is always exactly one idempotent, the identity. In our inverse semigroups, the
idempotents are exactly all partial identities.
A transformation t in an inverse semigroup has an inverse element in a
generalized sense, as illustrated above, which we will continue to denote as t−1,
by abuse of notation. For our inverse semigroups, instead of the property 3, we
get two new properties that are more general, albeit somewhat technical:
(2’) Partial identities on subsets of the architecture commute: if we have two
idempotents i = Id|I , f = Id|F for I, F ⊆ O, then if = fi = Id|I∩F .
(3’) For generalized inverse elements we do not have tt−1 = Id, since tt−1 is
not defined on the whole set, unlike Id. What does hold, however, are the
equations
tt−1t = t and t−1tt−1 = t−1.
This rule actually already implies that the product tt−1 is an idempotent,
as can be verified by a simple calculation.
In general, inverse semigroups need not satisfy property (2’) either, but those
studied in this paper always do. In technical terms, thus, our semigroups are
also monoids.
The inverse semigroup of symmetries of the 4-by-4 mesh, for example, in-
cludes the partial function t = g from Equation 1. It yields an additional
symmetry of the mesh which is not embraced by the group of architecture sym-
metries. In general, inverse semigroups represent a richer set of symmetries by
also considering symmetries between the substructures of an object.
2.3 Breaking symmetries
In many occasions, the goal of software synthesis is not to optimize for latency,
but e.g. power consumption or for avoiding thermal issues. Peripherials might
be involved, or non-uniform access to main memory through the NoC. We have
not dealt with this in the examples above, but our methods are very capable of
dealing with these scenarios. Indeed, the concept of symmetry in terms of inverse
semigroups, as introduced here, provides us with a language to describe and
leverage the inherent symmetries of the hardware (and software). The
particular descriptions in this paper are mere examples of this. If a perpherial
can only be accessed through a controller on one end of the NoC, then the
symmetries studied become partial symmetries in a larger inverse semigroup. It
takes said peripherial into account and thus has less global symmetries.
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Figure 7: Examples of orbits on a 4x4 mesh NoC.
3 Equivalence of Mappings
The formalism of groups and inverse semigroups can describe the symmetries of
architectures and applications. In order to leverage them, however, one has to
understand how this affects the mappings of software applications to hardware
resources. In this section, we explain how the formal concepts of symmetry can
be used to define when two mappings of computation and communication to
hardware resources are equivalent.
3.1 Equivalence of mappings
As motivated intuitively in the introduction (cf. Figure 2), different mappings
of computation to hardware resources (PEs and communication) can be con-
sidered equivalent in many cases. For a given metric (e.g. latency or energy
consumption), if two mappings of computation to hardware should yield the
same results, only one has to be evaluated. Sometimes, on the other hand,
we might explicitly want to use a different mapping, but retain the same per-
formance guarantees: this might be interesting, for example, when optimizing
thermal distribution within the chip, or to select an alternative mapping at run-
time depending on the available platform resources. Thus, these methods apply
for a larger scale of the software synthesis process. They go beyond reducing
the design-space for exploration.
We collect equivalent elements of the objects, mappings in this case, in sets.
These sets are called orbits of the group/inverse semigroup action2. To explain
actions and orbits we refer again to the four-by-four mesh architecture (cf. Fig-
ure 6). As was mentioned before, if we consider the group G of symmetries,
it consists of the same eight transformations as the two-by-two mesh. A group
action describes a way to apply a group element, or transformation, t to a point
2In the literature for inverse semigroups these are usually called strong orbits, or the
strongly-connected components of the orbit graph, but we will use this simpler definition in
this paper.
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Figure 8: An example of an application: a stereo filter. Swapping the pipelines
acting on the two channels, pi, is a symmetry of this application.
o ∈ O. We denote the result of this application by t ·m. Here, we choose the
action t · o := t(o), i.e., simply apply the transformation function. Given an
action, we can then define the orbit of a point o ∈ O to be
G · o := { t(o) | t ∈ G }.
For example, consider the mesh itself as our object, O = {1 . . . 16}, with our
simplified the notation. Consider then the orbit G · 1 and let t1 = ϕ denote
the anti-clockwise rotation by 90◦. Then 13 ∈ G · 1, since ϕ(1) = 13 and since
4 = ϕ(16) = ϕ(ϕ(13)) and ϕ(4) = 1, we get G · 1 = {1, 13, 16, 4}, the set of
all corner elements. Applying the other elements, i.e. the reflections, yields no
additional elements in the orbit.
If we consider the inverse semigroup of symmetry S, since all PEs are
equivalent, the orbit of 1 under S is the whole architecture, S · 1 = O. If
instead of a single PE, however, we consider the orbit of the subarchitecture
{1, 2, 3, 5, 6, 7}, then under the symmetry group, the orbit has four elements,
namely {2, 3, 4, 6, 7, 8}, {9, 10, 11, 13, 14, 15}, {10, 11, 12, 14, 15, 16}, as depicted
in Figure 7a. In the case of the semigroup, on the other hand, another addi-
tional 8 elements are contained in the orbit, those depicted in Figure 7b.
A more interesting example is the orbit of a mapping. Let T = {T1, . . . , Ts}
denote a set of tasks and P = {PE1, . . . ,PEr} a set of processing elements.
In the previous section, we mentioned that symmetries can act both on the
architecture, i.e. on P , and also on the tasks T . Let H denote the group
of symmetries of the tasks and G the group of symmetries of the processors.
As the object set, we define O to be the set of all task-to-processor mappings
m : T → P . The symmetries described by these two groups are independent
of each other for a mapping, and we can think of them as two groups acting
separately. This is called the direct product of G and H, and is written as G×H.
Consider as an example the application depicted in Figure 8. It describes
an audio filter, where a source task T1 separates the stereo input into two
channels. For each channel an inverse fourier transform (T2, T5), a filter on
the frequency domain (T3, T6) and a fourier transform (T4, T7) are applied and
gathered at a sink T8. This performs the same computation on the pipeline
T2, T3, T4 as in T5, T6, T7, such that swapping both (complete) pipelines has
no effect on the performance. We call this transformation on the application
graph pi, see Figure 8. Let us assume that we want to map this audio fil-
ter to the r = 4 processors of the architecture from Figure 3. To simplify
the notation, we identify a mapping m : T → P with a tuple of the form
10
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Figure 9: Actions of symmetries on the mapping m1. Dotted lines denote the
changes in the mapping.
(m(T1), . . . ,m(Ts)). This way, the mapping m1 : T1 → PE2, T2 → PE3, T3 →
PE3, T4 → PE3, T5 → PE4, T6 → PE4, T7 → PE4, T8 → PE1 can be written
as m1 = (PE2,PE3,PE3,PE3,PE4,PE4,PE4,PE1) = (2, 3, 3, 3, 4, 4, 4, 1), for
example, again simplifying the notation.
To understand the action, consider the symmetry of the architecture τ , a
reflection through the horizontal line (with respect to the depiction), which
swaps PE1 and PE3 as well as PE2 and PE4. The action of a symmetry of the
architecture, i.e. an element of G like pi on O is straight-forward. A permutation
is just applied to each entry of a tuple m individually. Thus, as depicted in
Figure 9a for τ ∈ G we have
τ ·m1 = (τ(2), τ(3), τ(3), τ(3), τ(4), τ(4), τ(4), τ(1)) = (4, 1, 1, 1, 2, 2, 2, 3).
A permutation of the tasks, in contrast to a symmetry of the architecture,
permutes the entries of a tuple horizontally, i.e. permutes the indices in the
tuple. For example, the permutation pi on the application (Figure 8) swapping
the tasks 2, 3, 4 and 5, 6, 7 would swap the second, third and fourth entries of
the tuple representing m1 for its fifth, sixth and seventh entries respectively:
pi ·m1 = pi · (2, 3, 3, 3, 4, 4, 4, 1) = (2, 4, 4, 4, 3, 3, 3, 1).
This is illustrated in Figure 9b. Note that all three pairs of tasks have to be
swapped simultaneously. Using the action from just pi, and the symmetry τ ,
the orbit of m1 would be
{(4, 1, 1, 1, 2, 2, 2, 3), (4, 2, 2, 2, 1, 1, 1, 3), (2, 4, 4, 4, 3, 3, 3, 1), (1, 3, 3, 3, 2, 2, 2, 4),
(3, 1, 1, 1, 4, 4, 4, 2), (1, 2, 2, 2, 3, 3, 3, 4), (3, 4, 4, 4, 1, 1, 1, 2), (2, 3, 3, 3, 4, 4, 4, 1)}
These mappings constitute the equivalence class of m1 = (2, 3, 3, 3, 4, 4, 4, 1) and
should therefore behave equally in any execution.
4 Algorithmic Considerations
Up to this point, we have introduced formal concepts to quantify and identify
symmetries in software synthesis precisely. These comprise groups, inverse semi-
groups, and orbits e.g. of a mapping or a sub-architecture. In order to leverage
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these concepts, we design an algorithm that, for a given architecture, finds the
inverse semigroup of its symmetries. Then, we can use a standard algorithm to
calculate the orbit of a given point at compile time. Both, groups and inverse
semigroups, can be very large, and it is infeasible to store all their elements
explicitly. The need for a compact representation in turn, has led to the de-
velopment of data structures, which can be used to work with these compact
representations.
The computer algebra system GAP [19] implements many well-known al-
gorithms in computational group theory. Currently, the GAP community is
working towards making these also available in its parallel fork HPC-GAP [3].
In this paper, we use this computer-algebra system as a research vehicle, to
assess the effectiveness of symmetry considerations in this field, while we plan
to use the parallel fork in future work.
This section describes the basic algorithmic concepts of our proposed meth-
ods, discusses the overhead incurred by symmetry-related calculations and po-
tential for domain-specific optimizations.
4.1 A compact representation of groups and inverse semi-
groups
For practical purposes it is prohibitive to store or iterate over all elements of
a group. Instead, a group G is usually given by a generating set S, written
G = 〈S〉. We say the finite group G is generated by S, if G consists of all
words in the elements of S. The advantage is that arbitrarily large groups can
be written with small generating sets. An important example is the so-called
symmetric group, written Sn, consisting of all permutations on n points. It
has n! = 1 · . . . · n elements, but can always be generated by the following two
elements: a transposition τ : 1 7→ 2, 2 7→ 1, 3 7→ 3, . . . , n 7→ n which only swaps
the points 1 and 2 and the n-cycle pi : 1 7→ 2 7→ 3 7→ . . . 7→ n− 1 7→ n 7→ 1. This
representation is obviously very compact, since it uses only 2 permutations, each
moving up to n points, to represent the whole group of n! many permutations.
It is a well-known fact that Sn = 〈τ, pi〉, i.e. any permutation on n points can
be written as a word in these two. In general, there exist several generating
sets for a given group or inverse semigroup which may vary in their sizes and
algorithmic properties. For a group, given by a generating set S of permutations
on n points, many problems can be solved in polynomial time w.r.t. |S| and n.
For our purposes, the most fundamental of these problems is the membership
test. While computing a group or an inverse semigroup of symmetries, we collect
the symmetries already found in a set S and consider the G = 〈S〉. Upon finding
another symmetry t, we need to decide whether t is a “new” symmetry and needs
to be added to S, or whether t can be written as a word in the symmetries in
S collected so far. Deciding whether t ∈ 〈S〉 is called the membership test.
Being able to solve membership tests efficiently is crucial when working with a
group or an inverse semigroup given by generators. Usually, a data structure
is computed which facilitates fast membership tests. An algorithm to solve this
12
for groups is the Schreier-Sims algorithm, first developed by C. Sims [50]. It
continues to be one of the main tools of computational group theory.
Since the inception of the Schreier-Sims algorithm, a tool-suite for working
with arbitrary finite groups of permutations has been developed. These methods
and many more are described by Serres in his book [47]. State of the art
implementations of these algorithms are available in GAP [19] and Magma [5],
and mostly run in Monte Carlo nearly-linear time O∼(n log n |S|).
4.2 Computing the orbits
To compute the orbit G · m, for both groups and semigroups, we can employ
generating sets. Starting with a given point m, the simplest algorithm applies
all generators of the group G to all points already encountered, repeatedly,
until no new points are found. Then we can be sure that the full orbit has
been calculated. In general, for a group G = 〈S〉 and a point m ∈ O, the orbit
G ·m can be computed with O(|G ·m||S|) evaluations of the form g ·m [47]. In
particular, the cardinality of the group is not relevant for the complexity of the
algorithm, only the cardinalities of the orbit G ·m and the generating set S are
relevant, which are almost always significantly smaller. This is called the orbit
algorithm.
In our case, the aim of using orbits of groups is only to identify whether two
elements of the orbit are identical, for which we do not need to calculate the
complete orbit. Instead, if a unique representative of every orbit can always be
chosen, we can compare the orbits of two elements by comparing their unique
representatives. This is sometimes called canonization or finding a canonical
representative. Such a canonical representative can be found when there is an
ordering on the points in O, in which case the canonical representative of an
orbit G ·m can be chosen to be its minimal element. A special case of this (for
the group Sn) yields the method employed in [55].
To be able to calculate the orbit of a mapping, thus, we first need to compute
a generating set of the automorphism group or semigroup. However, we only
have to do this once for every architecture. If we have a generating set, we can
use it in any subsequent orbit calculation.
4.3 Computing symmetry groups and inverse semigroups
Both, architectures and the relationships between tasks, can be modelled math-
ematically using graphs. We model an architecture by a multigraph which has
a node for every PE, labeled with the PE type. For every different communi-
cation resource between two PEs, the graph has an edge annotated with that
communication resource [9]. This graph is sometimes called the architecture
graph. Figure 10 illustrates this on the example of the graph representation of a
4× 4 homogeneous NoC-mesh architecture. The annotations are not shown for
readability. We construct this kind of graph easily from architecture models.
However, there are no widespread standard formal models for this [21], even
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Figure 10: The architecture graph construction.
though efforts have been made in this direction, like the SHIM standard from
the Multicore Association [22] or at a formal level [41].
On the application side, the situation is less straightforward. Most models of
computation are based on a sequential, shared memory model, which means they
are not well suited for separating the computation. Better suited for these are
the task graphs commonly used for scheduling on multicore systems, or dataflow
graphs from models of computation like Synchronous Data Flow (SDF) [32] or
Kahn Process Networks (KPN) [27].
The problem of calculating the group of automorphisms of a graph is an
extensively studied subject. In practice, it is solvable efficiently for the major-
ity of graph-classes and there are many specialized algorithms/frameworks like
bliss [26], conauto [34], saucy [12], nauty and Traces [36] to name a few. For
example, for a random graph of up to 103 nodes, they are able to determine
its automorphism group in less than 0.01s [36]. All of these algorithms use
modern variations of the Schreier-Sims algorithm to manage the graphs’ auto-
morphism groups. Computing the automorphism group of a graph is directly
related to the Graph-Isomorphism-Problem, a problem in complexity theory
famous for being apparently easier than NP-complete problems, while its com-
plexity status is not yet settled. It has recently been claimed to be solvable in
quasipolynomial time [1] and is currently being peer-reviewed.
The following fact is a reinterpretation of the definition of a graph’s inverse
semigroup of symmetries, which we use to calculate it.
Fact 4.1. A partial permutation of the set of nodes of a graph is in its inverse
semigroup of symmetries if and only if it induces an isomorphism of labeled
graphs from the subgraph induced by its domain to the subgraph induced by its
image.
Based on this, we designed Algorithm 1 to find a generating set S of the
semigroup of all such partial permutations. For two graphs Γ = (V,E),Γ′ =
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(V ′, E′) and a mapping ϕ : W → W ′ from a subset of vertices W ⊆ V , to a
subset of vertices W ′ ⊆ V ′, let Γ|W be the subgraph of Γ induced by the vertex
set W , i.e. Γ|W = (W, {(v, w) ∈ E | v, w ∈ W ). Then, we denote by ϕΓ :
Γ|W → Γ′|W ′ the induced mapping on the induced subgraphs, i.e. ϕΓ((v1, v2)) =
(ϕ(v1), ϕ(v2)), as is the natural way of extending the mapping to the edges.
Note that this is only a partial automorphism of Γ, if ϕ(e) ∈ E′ for all e ∈ E.
Algorithm 1 Inverse semigroup of symmetries of a graph
input: A graph Γ = (V,E)
output: A generating set of partial permutations S
1: S ← ∅
2: A← 〈S〉 // compute a data structure
3: C ← {ϕ | ϕ is a partial permutation of V }
4: for all ϕ ∈ C do
5: if ϕΓ is a partial automorphism then
6: if ϕ /∈ A then // membership test
7: S ← S ∪ {ϕ}
8: A← 〈S〉 // update the data structure
return S
The correctness of Algorithm 1 follows from Fact 4.1 and its termination
from the fact that the set of all partial permutations of a set is finite. Our
implementation uses the computer algebra system GAP [19] and specifically its
semigroups-package [37] [17] for performing constructive recognition and mem-
bership testing in Algorithm 1, lines 2, 6, 8.
It is easy to see that Algorithm 1 is not optimal, since it considers redundant
generators. For example, consider two sets V1 ( V2 ⊆ V . For all partial
functions f ∈ 〈S〉 which have V2 as its domain, the partial function f|V1 is
also in 〈S〉. As a first improvement, we developed a backtrack-based algorithm
sketched in Algorithm 2. We utilize that, if a partial permutation is not an
isomorphism, neither can its extensions.
The recursive backtrack loops over the set of all partial permutations by
organizing the partial permutations into a tree, and traversing it depth-first.
The tree, in which each node represents one partial permutation of V , is built up
as follows: Let the root of the tree be the empty partial permutation ε : {} → {}.
The children of a node ϕ consist of all partial permutations ϕ′ that extend ϕ
by exactly one further point. E.g. one child of the node pi : 1 7→ 4, 3 7→ 2 would
be the node pi′ : 1 7→ 4, 3 7→ 2, 4 7→ 1.
We can improve this algorithm, by initializing S with partial automorphisms
we can readily deduce from the NoC architecture, like the global symmetries
from the group of automorphisms. There are two further technical improve-
ments we need to make Algorithm 2 feasible. On the one hand, we need to
make sure we do not perform the membership test for all restrictions of a par-
tial automorphism ϕ, but only for ϕ itself. On the other hand, the tree contains
most partial permutations several times, e.g. a partial permutation ϕ with do-
main {1, 3, 4} would appear as a child of both a node ϕ1 with domain {1, 3} and
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a node ϕ2 with domain {1, 4}. Thus, we need to make sure that each partial
permutation appears exactly once.
Algorithm 2 Inverse semigroup of symmetries of a graph with backtracking
input: A graph Γ = (V,E)
output: A generating set of partial permutations S
1: S ← ∅
2: A← 〈S〉
3: ε← empty partial permutation
4: backtrack(ε)
5: return S
function: backtrack
input: A partial permutation x
1: if xG is not a partial automorphism then
2: return
3: if x /∈ A then
4: S ← S ∪ {x}
5: A← 〈S〉
6: for all c ∈ children(x) do
7: backtrack(c)
4.4 Domain-specific optimizations
The standard methods from algorithmic group theory are designed to be general
and include all corner cases. In the case of applications for software synthesis,
this is not necessary. While we used existing standard algorithms or simple
naive algorithms to evaluate the applications, we can easily identify potential
for domain-specific optimizations in these areas. In the future we will investi-
gate specially-tailored algorithms that leverage assumptions about the possible
symmetry groups. Using this domain-specific knowledge is bound to yield much
better time-efficiency results.
For example, by using structural properties of groups, a dynamic-programming
approach can be used to substantially reduce the memory footprint of the meth-
ods [35].
Another possible domain-specific optimization would rely on the fact that
hardware architectures, while varied, mostly have a limited amount of complex-
ity. It would thus be possible to create a classification of common groups in the
architectures and applications. This works particularly well since the nature
of the symmetry groups for architecture graphs is compositional. For exam-
ple, the group of a automorphisms of a heterogeneous bus-based architecture
with k different PE types is the direct product of the collection of symmetric
groups Sni , where the architecture has ni PEs of type i, which is the group of
automorphisms of a homogeneous bus-based architecture for the respective PE
types.
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Figure 11: An overview of the different symmetries in software synthesis.
Finally, Algorithm 2still has to iterate over the whole semigroup of automor-
phisms, which, even for the 4x4 NoC already contains around 1.2 million partial
symmetries. Since the NoC architecture graphs have a very regular structure,
we are confident that, in future work, we can leverage it and develop a spe-
cialized version for such NoC architectures. Even more so, it might be possible
to classify the semigroups of automorphisms of such architectures by purely
theoretical means, circumventing the need for computations at all.
4.5 Computational Overhead
As we have seen in this section, using the methods of group and inverse semi-
group theory at diverse stages of the software synthesis process, will inevitably
lead to computational overheads. This leads to a trade-off: while knowing that
two mappings are equivalent can have benefits in terms of computation time,
this requires a computational effort. It is not evident that these methods will be
computationally beneficial in every use case. However, there are several reasons
why such use cases are bound to be common. Some parts of the calculation, like
the symmetry group of the architecture, can be executed only once, at design
time for a hardware architecture for instance. They can subsequently be and
used on every compilation that targets the architecture. Figure 11 illustrates
this by giving an overview of the different components of symmetry in software
synthesis and their time-point at which they can be leveraged. In many use-
cases, a complex and time-costly simulation is executed for every mapping. By
leveraging the fact that symmetry calculations only depend on the structure of
the problem, the complexity of the simulation can be increased with minimal
penalty, since it has no effect on the symmetry calculations.
5 Evaluation
In this section we present two use cases using the proposed symmetry principles
for reducing design space exploration.We use the principles to enhance existing
tools and evaluate the usefulness of considering symmetry in software-synthesis,
or more specifically, in design-space exploration.
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Figure 12: A high-level overview of the use cases with our symmetry improve-
ments.
5.1 Use Case: Genetic Algorithms
The first use case deals with the scalability of a metaheuristic based on genetic-
algorithms which maps tasks to processing elements. Concretely, we consider a
design-space exploration suite of the Sesame framework [42], and use symmetries
to prune the search-space.
Sesame is an open-source framework that tackles the problem of efficiently
executing parallel applications on heterogeneous MPSoCs. By structuring pro-
grams as Kahn Process Networks (KPNs) [27], Sesame gathers execution infor-
mation in the form of process traces.
Using high-level hardware models, Sesame can use execution traces to drive
an accurate albeit efficient simulation of the execution of the KPN application.
The high-speed, high-fidelity of this trace-based simulations permits to explore
the design space of static (run-time) mappings by using so-called metaheuris-
tics, like evolutionary algorithms [18]. Metaheuristics are a general approach to
solving optimization problems with large design spaces which exhibit structure.
They are based on the principle of iterating over different solutions in order to
improve them and reach near-optimal results. In the case of evolutionary algo-
rithms, the method for iteration is inspired in the biological process of evolution.
Solutions are called individuals, and they are recombined to produce offspring,
also introducing random mutations, over several generations.
Due to the iterative nature of metaheuristics, they rely on several simulations
of the application using different mappings. These simulations are computation-
ally expensive, especially so for larger applications. In most cases the simulation
time dominates the total exploration time.
The mutation and cross-over properties of genetic algorithms (GA), a type
of evolutionary algorithms, are likely to produce similar mappings in large pop-
ulations. The DSE framework includes a cache which substitutes a simulation
with a look-up when a mapping has already been simulated. To improve the
execution time and scalability of the evolutionary algorithm, we propose extend-
ing this caching strategy. Figure 12a shows a high-level overview of the Sesame
flow using genetic algorithms for mapping and our proposed solution. In our ex-
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tended caching strategy, the simulation is only executed once for all equivalent
mappings (see Section 3.1). This significantly reduces the search space, since
it replaces the space of valid mappings with the space of equivalence classes of
valid mappings. The python implementation of this GA uses a hash-map as
a cache. Since we only need ensure we do not simulate a mapping if we have
simulated an equivalent one before, we implemented this by using a canonical
representative (see Section 3.1) of the class as the key. This is significantly more
efficient than having to calculate the whole orbit when orbits become large, i.e.
in the case when there is much symmetry.
5.2 Use Case: Sub-Architectures
The second use case considers an iterative heuristic for minimizing the usage of
system resources in in the presence of application constraints. For this, we use
an iterative heuristic from a modern, commercial multicore compiler, from the
SLX Tool Suite [49]. Similar algorithms have been presented in [7, 11].
Instead of finding the system with maximal performance, in several scenar-
ios application developers are interested in using the least resources possible
in a system, while meeting some performance constraints. This is the case in
hard or soft real-time applications, e.g., in the multimedia and automotive do-
mains. The iterative algorithm explores mapping configurations using limited
resources. However, these resources might be heterogeneous, which makes the
simple approach of the algorithm very limited. The basic algorithm works as
follows:
1. Start by considering a sub-architecture consisting of a single PE.
2. With heuristics, calculate a mapping for close-to-optimal performance in
the current sub-architecture.
3. Use a fast trace-driven simulation to estimate the performance of the map-
ping.
4. If the mapping is fast enough in the simulation, finish and return the
mapping.
5. If the mapping is too slow, consider an additional, randomly-chosen PE
in the sub-architecture, as well as the corresponding communication re-
sources.
6. Return to Step 2.
This algorithm can be very ineffective on heterogeneous platforms. The
concrete sub-architecture considered depends on the choices of PEs taken in
Step 5, which is too simplistic. Thus, the algorithm does not consider several
configurations using different PE types that could perform better, and com-
pletely disregards the architecture topology. For comparison, we will refer to
this variant of the algorithm as simple.
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On the other hand, considering every possible sub-architecture in a brute-
force approach scales prohibitively poorly: an architecture with n PEs has
2n−1 possible (non-empty) sub-architectures, even disregarding communication.
This is considerably larger than the n sub-architectures considered by iteratively
adding PEs.
To deal with this issue, we propose to use the architecture symmetries to
select the relevant sub-architectures to be considered in the iterative algorithm.
We choose a single representative of every equivalence class of the architec-
ture, before mapping. We then modify the iterative algorithm. Figure 12b
sketches the flow using the improved algorithm. It is clear from the figure that
the symmetry reduction step can be precomputed, since it only depends on
properties of the target architecture. Instead of just increasing the size of the
sub-architecture, our modified algorithm iterates over all non-equivalent sub-
architectures of a given size first. If none of the non-equivalent sub-architectures
of size n give enough performance, then sub-architectures of size n+ 1 are con-
sidered. This modification improves the algorithm by letting it acknowledge
the heterogeneity of the architecture in a reasonable time. The exact number
of equivalence classes depends on the architecture and the inverse semigroup
describing its symmetry. In this context, we differentiate two additional strate-
gies: groups, which uses the symmetry group to differentiate subarchitectures,
and inv. semi., which uses the inverse semigroup instead.
5.3 Results
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We test both example use
cases with several bench-
marks from the signal pro-
cessing and multimedia do-
mains. For this, we use cur-
rent applications and real ar-
chitectures. While we can
only expect little gains in
small applications mapped
into architectures with a
handful of cores, these serve
to evaluate the symmetry
methods with realistic pa-
rameters.
5.4 Genetic Algorithms
Table 1 gives a summary of the benchmarks used, and in particular, the number
of processes of each benchmark application, the isomorphy type of the symmetry
group and its size. The symmetry groups of the applications were determined
by hand, by inspecting the code of the benchmark. Automating this task in a
compiler is highly non-trivial in general and is outside the scope of this paper.
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Table 1: Benchmarks and symmetry properties. Cn denotes the cyclic group of
order n.
Name Short description No. of pr./ch. Group Group Size
sobel Sobel filter on 40× 40 image 5/15 C2 2
matmult 10× 10 matrix multiplication 5/6 {1} 1
mjpeg Motion JPEG decoder (128× 128) 12/15 S4 4! = 24
mandelbrot Mandelbrot set calculation (16 Jobs) 18/32 {1} 1
audio filter Stereo filter from Figure 8 8/8 C2 2
We tested the applications by mapping on an accurate model of a state-of-the
art heterogeneous multicore system, the Texas Instruments (TI) Keystone II.
It features 4 ARM Cortex-A15 processing elements and 8 DSPs [4]. The model
was adapted [21] from a model of the commercial state-of-art MPSoC compiler
from the SLX Tool Suite and confirmed with measurements from hardware [38].
A schematic view of the architecture can be seen in Figure 13.
The TI Keystone II has a symmetry group of size 4! · 8! = 967680. It is
isomorphic to the direct product of the symmetric groups on 4 and 8 points,
usually denoted by S4 × S8. For this example, the symmetry group already
yields all symmetries, as motivated in Section 2.2. This is the case since the
simple interconnect topology (bus-based) does not break the symmetry, only
the different core types do.
We executed the DSE framework with 5, 20, 50 and 200 generations for all
benchmarks, with five different (fixed) random seeds, repeating each such config-
uration five times. It uses an evolution-strategy called µ+λ, which we used with
fixed populations of size 20 and with 20 children. We measured the overall wall-
clock time of the DSE using our improved cache strategy and the conventional
cache. Additionally, we measured explicitly the time spent in symmetry-related
calculations in the improved cache. The results are summarized in Figure 14.
It shows the normalized average of the total execution time for all benchmarks,
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separating the time spent on the DSE from the overhead of the symmetry cal-
culations. The plot shows the overhead is negligible in all cases; indeed, it
represents between 0.1 − 0.2% of the total execution time across the different
benchmarks. The plot also shows that the improved cache results in a net im-
provement of the execution time, in spite being a prototype implementation.
As expected, the effects of symmetry were more visible in explorations with a
larger number of generations (and thus, of simulations).
Additionally, we compared the number of cache hits in the original, unmod-
ified cache and our symmetry-improved version, as can be seen in Figure 15.
We see that a large majority of hits happen because exactly the same mapping
is being calculated, instead of an equivalent one. This hints to the fact that the
variation in the space is small, and exacerbates the problem that the space itself
is not being reduced directly. Indeed, removing the symmetries in the cache still
leaves them in the chromosome models, which technically speaking is not a re-
duction of the search space, but rather just a run-time optimization of the DSE.
Thus, an in-depth improvement improvement would include symmetry in the
chromosome models, letting them characterize only the representatives of the
orbits, instead of all mappings. In particular, since our strategy just improved
the caching, the Pareto fronts of best mappings resulting from exploration stay
unchanged. By factoring out the symmetry at the chromosome level, we should
also be able to produce better mappings in less time.
5.5 Sub-Architectures
For the second use case, we used a different architecture. The Parallella R© ar-
chitecture commercialized by Adapteva includes 16 Epiphany [39] cores, each
with its scratchpad memory, and a shared DRAM. We use this architecture to
showcase the effects of considering communication in NoC-based architectures
and inverse semigroups. The architecture model is part of the commercial SLX
Toolsuite R© MPSoC compiler and is designed for the high-speed, high-accuracy
requirements of this use case. As application we use an mjpeg decoder, described
in [48].
The four by four mesh structure in the Parallella architecture has 216 − 1 =
65535 possible sub-architectures. In contrast, the architecture has only 8547
equivalence classes of (non-empty) sub-architectures considering the symmetry
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group, and these are in turn reduced to 6803 if we consider the inverse semigroup.
In most use cases, not all sub-architecture sizes would be used. Instead, only
architectures up to a particular size would be considered.
We evaluated the four variants of the strategy for choosing sub-architectures
described in Section 5.2: simple, groups, inverse semigroups (inv. semi.) and
brute-force. The results obtained with all four variants of the algorithm can
be seen in Figure 16. The plot depicts, for every sub-architecture size, the
maximal number of trails required to obtained the best mapping for that sub-
architecture size. Several bars for the “simple” strategy cannot be seen in the
plot since, in most cases, this strategy did not find the best mapping for a
given sub-architecture size. In those cases, the best mapping found with the
“simple” strategy was off by an average margin of 2%. However, for smaller
sub-architecture sizes, which are usually the ones we are interested in, the error
was mostly around 7− 10% in the experiments.
Note that the benefit of using inverse semigroups over groups decreases for
larger sub-architecture sizes. This is a consequence of the nature of the inverse
semigroup of symmetries, which is composed of partial permutations. When the
sub-architecture becomes large enough, many partial symmetries do not apply
anymore, only global symmetries do; those already captured in the concept of
the symmetry group.
A different perspective of the results can be obtained from Figure 17a. It
shows a series of sub-architecture configurations, where every point represents an
evaluation for a different sub-architecture. All sub-architectures have 4 PEs, and
the evaluations are sorted in descending order by the simulated execution time.
Consider the first trial in Figure 17a. All three strategies find similar mappings
of 9.6 · 1011 cycles. The inverse semigroups strategy finds the better mappings
with 8.8 · 1011 cycles after 50 trials, whereas the group-based strategy needs
over 160. The simple strategy never finds these better mappings. Assuming
this application had a requirement of running under 9 · 1011 cycles, the simple
strategy would need more than 4 PEs to achieve this. In fact, the simple strategy
only found an application running under 9 · 1011 cycles after considering 6 PEs,
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Figure 17: Comparison of strategies for resource-constrained mapping.
as can be seen in Figure 17b. It shows, for different run-time requirements, the
number of PEs in the best sub-architecture found with the different strategies.
The relative sizes of the dots represent the relative number of trials to find that
sub-architecture. Even worse than the example with 9·1011 cycles is the example
marked in the figure, with 6.5·1011 cycles. Instead of the 6 PEs required with the
mappings found with the “groups”, “inv. semi” and “brute-force” strategies, the
“simple” strategy requires 14 PEs. This shows how the quality of the solutions
can be improved significantly with our proposed methods.
Even for the modestly-sized Parallella architecture, the brute-force algorithm
requires at least ten times as many iterations as the other algorithms.
Finally, Figure 18 depicts concrete mappings from Figure 17a. The pro-
cesses and the FIFO buffers of the mjpeg application are depicted as a graph,
embedded on the architecture. The location of the processes in the figure rep-
resents the PE to which they are mapped. The mapping labeled with “Result
simple” in Figure 18 is precisely the single red dot from the “simple” strategy in
Figure 17a. The mapping labeled as “Best result” is one of the mappings with
the lowest execution time found by the “inv. semi.” strategy in Figure 17a.
Notice that the communication seems to be sub-optimal, but from the critical
path for this execution, in this particular benchmark this had no effect: moving
the “Best result” mapping to contiguous PEs yielded the same execution time
in the simulation. The other two mappings show two sub-architectures which
were pruned by our method, the one labeled with “Pruned (equiv. to simple)”
is equivalent to the first mapping, “simple”, i.e., they both produced the same
results, which was identified by our method. The situation is similar for the
second and the last depicted mappings. Note how, while the communication
distances between processes are always preserved, the transformations cannot
be given simple geometrical interpretations, as “shapes”. This figure serves
to show concretely how the limits of the intuitive symmetry concepts can be
quickly reached, and why an automated approach like ours is necessary.
Finding the complete (generating set of the) inverse semigroup took about
30 min on an Intel Xeon E5-4617 running at 2.90 GHz, with Algorithm 2, and
using the 12 generators obtained, it took slightly over 3 seconds to calculate
all representative sets. This time is negligible compared to the synthesis time
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Figure 18: Examples of mappings of the mjpeg application to sub-architectures
of size 4 of the Parallella, colored to help identify the processes. Symmetries
become less evident with growing complexity.
Table 2: Summary of gains and overheads from symmetry in our use-cases.
All relative numbers are normalized with the (average) baseline benchmarks
without symmetries.
Use-case Benchmark
Relative overhead (avg.)
Relative time-reduction
Design-time Run-time
Genetic algorithms sobel ≈ 0 (0.11± 0.04)% (2.38± 2.05)%
matmult ≈ 0 (0.095± 0.04)% (10.2± 3.6)%
mjpeg ≈ 0 (0.14± 0.04)% (0.71± 0.24)%
mandelbrot ≈ 0 (0.21± 0.07)% (0.1± 0.2)%
audio filter ≈ 0 (0.12± 0.05)% (2.96± 3.73)%
Sub-architectures groups ≈ 0 3 · 10−7% 87.0%
inv. semi 0.05% 3 · 10−5% 89.6%
of the 58732 mappings for sub-architectures that were pruned, which would
represent over 34 days of computation on the system used to evaluate this use-
case. Additionally, this computation was done once, and can be used with
basically no overhead for any software synthesis to the same architecture.
As a final summary, Table 2 gives an overview of the gains from symmetry
and overheads in the different benchmarks for the two use-cases. We see that,
even for the small architectures and applications of today, prototype implemen-
tations already yield significant improvements.
6 Related Work
Besides our two use-cases, a large body of research exists that has addressed
hardware and software models for design-space exploration. In particular,
the mapping problem and diverse heuristics have been intensively studied be-
fore, as can be seen in [52]. Besides works that optimize for resources under
run-time constraints or multi-objective meta-heuristics, the use-cases studied
in this paper, several other different objectives for mapping have been studied,
usually without considering symmetries. For example, the authors in [29] con-
sider thermal-aware application mappings, inspired by dark silicon, but their
approach does not leverage the problem’s symmetries. Similarly, mappings
aimed at achieving reliability via redundancy have been studied as well [10],
or motivated by security, as the authors in [59] present.
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In general, most authors consider the symmetries of the problem in an intu-
itive fashion [25,30,46,51,55,56]. The prevailing theme in all these approaches is
that the methods are not general. They are restricted to a certain architecture
topology or class of topologies considered by the authors, or particular to the
application [13]. For example, the authors in [51] define a model for synthesizing
NoC-based MPSoCs on reconfigurable hardware. In their model they define an
architecture composed of tile-types and with a property “hop distance”, which
they use to calculate communication costs in a heuristic, by using the value of
the largest hop distance in a pessimistic fashion. While this model seem generic
at first, it indeed refers only to a restricted family of architectures, since in-
cludes several assumptions about the platform. It assumes the platform has
only one basic communication resource and can be parametrized solely by the
hop distance and the types of tiles. This leaves out exotic NoC topologies, with
clustering and heterogeneous memories, or whatever the future might hold. Ad-
ditionaly, while the heuristic might be useful in many use cases, for those where
it is not, the approach has to be redesigned from start to account for the sym-
metry in a more precise fashion. Similarly, in [55], the authors explicitly design
a method of removing the symmetry as presented in this paper, albeit for a
very particular use-case: fully-symmetric homogeneous architectures. Finally,
the approach in [59] does recognize and leverage some symmetries explicitly,
namely those which are induced by geometric transformations (rotations, reflec-
tions and translations). While this is a more explicit exposition of symmetries,
it is limited to a very particular architecture family (regular NoC architectures),
and will fail to find many symmetries, all those that do not correspond to this
intuition; this is specially problematic when the notions of (euclidean) geometric
shapes break down outside of this very particular type of architecture.
On the other hand, works on high-level design-space exploration [33, 40, 43]
do not consider symmetries in the design space per-se, which implicitly implies
that the designer has to come up with clever models for every particular problem.
Research efforts have also concentrated directly in the reduction of the design-
space [57]. However, these works achieve a reduction based on properties of
the data, not with domain-specific knowledge obtained from application and
hardware symmetries.
On the side of group theory, it has a plethora of applications outside of math-
ematics. It is ubiquitous in the fields of crystallography and particle physics, for
example. In [20] we considered this issue and primitive version of this frame-
work based on group theory as well. The theory of inverse semigroups seems to
find applications mostly in other fields of mathematics [31]. A similar approach,
based on the abstract concept of groupoids has found other applications, e.g. in
theoretical physics [60] or cell biology [53]. However, groupoids do not allow ar-
bitrary multiplications between elements, which makes it complex to generalize
most algorithms from group theory in an efficient fashion. We believe this makes
our approach using inverse semigroups superior. To the best of our knowledge,
this work is the first one to address the full symmetries of arbitrary applications
and hardware architectures in system-level design in a structured and general
fashion.
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7 Conclusions and Outlook
In this paper we have shown how symmetries can be effectively leveraged in
software synthesis. We introduced a rigorous approach using group theory, as
well as its generalization in the form of inverse semigroups. We built a framework
for automatically identifying symmetries and analyzed algorithms for doing so,
as well as potential for domain-specific optimizations.
As a proof of concept, we applied it to two examples of design-space explo-
ration, concentrating our evaluation on current architectures and applications.
Even for the modestly-sized problems of today, we found that the methods pro-
vide an advantage concerning scalability by reducing the design space. The re-
sults yielded time-improvements in virtually all use-cases, from a few percentage
points faster up to a full order of magnitude faster in the tested benchmarks.
Our exploration of applying the methods of group and inverse semigroup
theory to software synthesis revealed a very promising field of application. We
have outlined diverse domain-specific improvements that could improve these
methods. Additionally, the methods presented are generic, and can thus be ap-
plied to a wide variety of problems in neighboring domains. For example, careful
investigation of other programming models (e.g. OpenMP 4.X) can be used for
identifying application symmetries in the proposed formalism and improving
their execution. Similarly, these methods can be used on runtime systems for
selecting equivalent variants of an execution, to accommodate multiple applica-
tions or deal with thermal issues.
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